

SEMANTIC INFORMATION,

FIG. 1

IMAGE

2

OTHER INFORMATION, 1B

DIGITAL WATERMARKING ALGORITHM

FIG. 1

3

4A




FIG. 2

4A

4A

SUPPORT CIRCUITRY

IMAGER

SOURCE

5

FIG. 3

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60

CPU 65

10

5

30

CONTROLLER

60




CPU 65

10

5

30

CONTROLLER






FIG. 7